

First Cap Layer <u>22</u>
Channel Layer <u>20</u>
Substrate <u>10</u>

Figure 1A

Mask <u>30</u>		Mask <u>30</u>
First Cap Layer <u>22</u>		
Channel Layer <u>20</u>		
Substrate <u>10</u>		

Figure 1B




Figure 1C




Figure 1D




Figure 1E




Figure 2




Figure 3

Ohmic Contact <u>40'</u>		Ohmic Contact <u>40'</u>
Additional Layer <u>26"</u>		Additional Layer <u>26"</u>
Second Cap Layer <u>24"</u>	Gate Contact <u>42</u>	Second Cap Layer <u>24"</u>
First Cap Layer <u>22"</u>		
Channel Layer <u>20'</u>		
Buffer Layer <u>12</u>		
Substrate <u>10'</u>		

Figure 4




Figure 5




Figure 6